Safeguarding signal integrity with new and faster versions of DRAM.
As DRAM gets faster, timing constraints, jitter, and signal integrity become harder to control. The real challenge is to understand what can go wrong early in the design process, and that becomes more complex with each new version of memory and higher signal speeds. Stephen Slater, product manager for EDA products at Keysight, talks about how simulation can be applied to these issues, what to test for, and why new memories make it more difficult to achieve an optimal signal pattern.
[embedded content]
Ann Mutschler
(all posts)
Ann Mutschler is executive editor at Semiconductor Engineering.
- SEO Powered Content & PR Distribution. Get Amplified Today.
- PlatoData.Network Vertical Generative Ai. Empower Yourself. Access Here.
- PlatoAiStream. Web3 Intelligence. Knowledge Amplified. Access Here.
- PlatoESG. Carbon, CleanTech, Energy, Environment, Solar, Waste Management. Access Here.
- PlatoHealth. Biotech and Clinical Trials Intelligence. Access Here.
- Source: https://semiengineering.com/memory-and-high-speed-digital-design/
- :is
- 25
- 27
- 7
- 80
- About
- Achieve
- All
- All Posts
- an
- and
- applied
- At
- BE
- become
- becomes
- CAN
- challenge
- complex
- constraints
- content
- control
- Design
- design process
- difficult
- digital
- each
- Early
- editor
- embedded
- Engineering
- Ether (ETH)
- executive
- faster
- For
- Go
- harder
- higher
- How
- HTTPS
- in
- integrity
- issues
- IT
- jpg
- make
- manager
- Memories
- Memory
- more
- New
- of
- optimal
- Pattern
- photo
- plato
- Plato Data Intelligence
- PlatoData
- popularity
- Posts
- process
- Product
- product manager
- Products
- real
- ROW
- semiconductor
- Signal
- simulation
- speeds
- Stephen
- Talks
- test
- that
- The
- These
- thumbnail
- timing
- to
- understand
- version
- What
- why
- with
- Wrong
- youtube
- zephyrnet